#### 3.3V/2.5V LVCMOS Clock Fanout Buffer

#### **Features**

- Configurable 10 outputs LVCMOS Clock distribution buffer
- Compatible to single, dual and mixed 3.3V/2.5V
   Voltage supply
- Wide range output clock frequency up to 250MHz
- Designed for mid-range to high-performance telecom, networking and computer applications
- Supports high-performance differential clocking applications
- Max. output skew of 200pS (150pS within one bank)
- Selectable output configurations per output bank
- Tristatable outputs
- 32 LQFP and TQFP Packages
- Ambient Operating temperature range of -40 to 85°C
- Pin and Function compatible to MPC9456

#### **Functional Description**

The ASM2I99456 is a 2.5V and 3.3V compatible 1:10 clock distribution buffer designed for low-Voltage mid-range to high-performance telecom, networking and computing applications. Both 3.3V, 2.5V and dual supply voltages are supported for mixed-voltage applications. The ASM2I99456 offers 10 low-skew outputs and a differential LVPECL clock input. The outputs are configurable and support 1:1 and 1:2 output to input frequency ratios. The ASM2I99456 is


specified for the extended temperature range of -40 to  $85^{\circ}$ C.

The ASM2I99456 is a full static design supporting clock frequencies up to 250 MHz. The signals are generated and retimed on-chip to ensure minimal skew between the three output banks.

Each of the three output banks can be individually supplied by 2.5V or 3.3V supporting mixed voltage applications. The FSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the three output banks. The ASM2I99456 can be reset and the outputs are disabled by deasserting the MR/OE pin (logic high state). Asserting MR/OE will enable the outputs.


All control inputs accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated  $50\Omega$  transmission lines. The clock input is low voltage PECL compatible for differential clock distribution support. Please consult the ASM2I99446 specification for a full CMOS compatible device. For series terminated transmission lines, each of the ASM2I99456 outputs can drive one or two traces giving the devices an effective fanout of 1:20. The device is packaged in a  $7x7 \text{ mm}^2$  32-lead LQFP and TQFP Packages.

rev 0.2 Block Diagram



ASM2I99456 Logic Diagram

#### **Pin Configuration**



**Table 1. Pin Configuration** 

Pin Number	Pin	I/O	Type	Function
3 4	PECL_CLK, PECL_CLK	Input	LVPECL	Differential Clock reference Low Voltage positive ECL input
5,6,7	FSELA, FSELB, FSELC	Input	LVCMOS	Output bank divide select input
32	MR/OE	Input	LVCMOS	Internal reset and output tristate control
8,11,15,20,24,27,31	GND		Supply	Negative Voltage supply output bank (GND)
25,29 18,22 9,13, 17	VCCA, VCCB <sup>1</sup> , VCCC		Supply	Positive Voltage supply for output banks
2	VCC		Supply	Positive Voltage supply core (VCC)
30,28,26	QA0 - QA2	Output	LVCMOS	Bank A Outputs
23,21,19	QB0 - QB2	Output	LVCMOS	Bank B Outputs
10,12,14,16	QC0 - QC3	Output	LVCMOS	Bank C Outputs
1	NC	-	-	No Connect

Note:1 VCCB is internally connected to VCC.

**Table 2. Supported Single and Dual Supply Configurations** 

Supply voltage configuration	VCC <sup>1</sup>	VCCA <sup>2</sup>	VCCB <sup>3</sup>	VCCC⁴	GND
3.3V	3.3V	3.3V	3.3V	3.3V	0V
Mixed voltage supply	3.3V	3.3V or 2.5V	3.3V	3.3V or 2.5V	0 V
2.5V	2.5V	2.5V	2.5V	2.5V	0 V

Table 3. Function Table (Controls)

Control	Default	0	1
FSELA	0	$f_{QA0:2} = f_{REF}$	$f_{QA0:2} = f_{REF} \div 2$
FSELB	0	$f_{QB0:2} = f_{REF}$	$f_{QB0:2} = f_{REF} \div 2$
FSELC	0	$f_{QC0:3} = f_{REF}$	$f_{QC0:3} = f_{REF} \div 2$
MR/OE	0	Outputs enabled	Internal reset Outputs disabled (tristate)

Table 4. Absolute Maximum Ratings<sup>1</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	4.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
$V_{OUT}$	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
Ts	Storage temperature	-40	125	°C	

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

Note: 1 VCC is the positive power supply of the device core and input circuitry. VCC voltage defines the input threshold and levels 2 VCCA is the positive power supply of the bank A outputs. VCCA voltage defines bank A output levels 3 VCCB is the positive power supply of the bank B outputs. VCCB voltage defines bank B output levels. VCCB is internally connected to VCC. 4 VCCC is the positive power supply of the bank C outputs. VCCC voltage defines bank C output levels



#### **Table 5. General Specifications**

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
$V_{TT}$	Output Termination Voltage		VCC ÷2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch–Up Immunity	200			mA	
$C_{PD}$	Power Dissipation Capacitance		10		pF	Per output
C <sub>IN</sub>	Input Capacitance		4.0		pF	

Table 6. DC Characteristics (VCC = VCCA = VCCB = VCCC =  $3.3V \pm 5\%$ ,  $T_A = -40$  to  $+85^{\circ}C$ )

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
$V_{IH}$	Input high voltage		2.0		VCC + 0.3	V	LVCMOS
$V_{IL}$	Input low voltage		-0.3		0.8	V	LVCMOS
$V_{PP}$	Peak-to-peak input voltage	PCLK	250			mV	LVPECL
V <sub>CMR</sub> <sup>1</sup>	Common Mode Range	PCLK	1.1	A	VCC-0.6	V	LVPECL
I <sub>IN</sub>	Input current <sup>2</sup>				200	μA	V <sub>IN</sub> =GND or V <sub>IN</sub> =VCC
$V_{OH}$	Output High Voltage		2.4		Y	V	I <sub>OH</sub> =-24 mA <sup>3</sup>
V <sub>OL</sub>	Output Low Voltage		A		0.55 0.30	V	$I_{OL}$ = 24mA <sup>2</sup> $I_{OL}$ = 12mA
Z <sub>OUT</sub>	Output impedance		4	14 - 17		Ω	
I <sub>CCQ</sub> <sup>4</sup>	Maximum Quiescent Supply (	Current			2.0	mA	All VCC Pins

Note: 1 V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

2 Input pull-up / pull-down resistors influence input current.

3 The ASM2I99456 is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50Ω series terminated transmission lines.

4 I<sub>CCQ</sub> is the DC current consumption of the device with all outputs open and the input in its default state or open



Table 7. AC Characteristics (VCC = VCCA = VCCB = VCCC = 3.3V ± 5%, T<sub>A</sub> = -40 to +85°C)<sup>1</sup>

Symbol	Characteristics			Тур	Max	Unit	Condition
$f_{ref}$	Input Frequency		0		250 <sup>2</sup>	MHz	
f <sub>MAX</sub>	Maximum Output Frequency	÷1 output ÷2 output	0		250 <sup>2</sup> 125	MHz MHz	FSELx=0 FSELx=1
$V_{PP}$	Peak-to-peak input voltage	PCLK	500		1000	mV	LVPECL
V <sub>CMR</sub> <sup>3</sup>	Common Mode Range	PCLK	1.3		VCC-0.8	V	LVPECL
t <sub>P</sub> , REF	Reference Input Pulse Width		1.4			nS	
t <sub>r</sub> , t <sub>f</sub>	PCLK Input Rise/Fall Time				1.0 <sup>4</sup>	nS	0.8 to 2.0V
t <sub>PLH</sub>	Propagation delay	CCLK to any Q	2.2	2.8	4.45	nS	
t <sub>PHL</sub>	Propagation delay	CCLK to any Q	2.2	2.8	4.2	nS	
$t_{PLZ}$ , $_{HZ}$	Output Disable Time				10	nS	*
$t_{\text{PZL}}, LZ$	Output Enable Time				10	nS	
t <sub>sk(O)</sub>	Output-to-output Skew  Any output bank, sa  Any output, A	Within one bank me output divider Any output divider		4	150 200 350	pS pS pS	
t <sub>sk(PP)</sub>	Device-to-device Skew				2.25	nS	
t <sub>SK(P)</sub>	Output pulse skew <sup>5</sup>				200	pS	
DCQ	Output Duty Cycle	÷1 output ÷2 output	47 45	50 50	53 55	% %	DC <sub>REF</sub> = 50% DC <sub>REF</sub> = 25%-75%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	4	0.1		1.0	nS	0.55 to 2.4V

Table 8. DC Characteristics (VCC = VCCA = VCCB = VCCC = 2.5V  $\pm$  5%,  $T_A$  = -40 to +85°C)

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
$V_{IH}$	Input high voltage		1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
$V_{IL}$	Input low voltage		-0.3		0.7	V	LVCMOS
$V_{PP}$	Peak-to-peak Input voltage	PCLK	250			mV	LVPECL
V <sub>CMR</sub> <sup>1</sup>	Common Mode Range	PCLK	1.1		V <sub>CC</sub> -0.7	V	LVPECL
$V_{OH}$	Output High Voltage		1.8			V	I <sub>OH</sub> =-24 mA <sup>2</sup>
V <sub>OL</sub>	Output Low Voltage				0.6	V	I <sub>OL</sub> = 15 mA
Z <sub>out</sub>	Output impedance			17 - 20 <sup>2</sup>		Ω	
I <sub>IN</sub>	Input current <sup>3</sup>				±200	μA	V <sub>IN</sub> =GND or V <sub>IN</sub> =V <sub>CC</sub>
I <sub>CCQ</sub> <sup>4</sup>	Maximum Quiescent Supply C	urrent			2.0	mA	All VCC Pins

Note:1 V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

Note: 1 AC characteristics apply for parallel output termination of 50Ω to V<sub>TT</sub>.

2 The ASM2l99456 is functional up to an input and output clock frequency of 350MHz and is characterized up to 250 MHz.

<sup>3</sup> V<sub>CMR</sub> (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the  $\dot{V}_{\text{PP}}$  (AC) specification.

<sup>4</sup> Violation of the 1.0nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

<sup>5</sup> Output pulse skew is the absolute difference of the propagation delay times: | t<sub>PLH</sub> - t<sub>PHL</sub> |.

<sup>2</sup> The ASM2199456 is capable of driving  $50\Omega$  transmission lines on the incident edge. Each output drives one  $50\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50Ω series terminated transmission lines.

<sup>3</sup> Input pull-up / pull-down resistors influence input current.

<sup>4</sup> I<sub>CCQ</sub> is the DC current consumption of the device with all outputs open and the input in its default state or open



Table 9. AC Characteristics (VCC = VCCA = VCCB = VCCC =  $2.5V \pm 5\%$ ,  $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
$f_{ref}$	Input Frequency	0		250 <sup>2</sup>	MHz		
$f_{MAX}$	Maximum Output Frequency	÷1 output ÷2 output	0		250 <sup>2</sup> 125	MHz MHz	FSELx=0 FSELx=1
$V_{PP}$	Peak-to-peak input voltage	PCLK	500		1000	mV	LVPECL
$V_{CMR}^{3}$	Common Mode Range	PCLK	1.1		VCC-0.7	V	LVPECL
t <sub>P</sub> , REF	Reference Input Pulse Width		1.4			nS	
t <sub>r</sub> , t <sub>f</sub>	PCLK Input Rise/Fall Time				1.0 <sup>4</sup>	nS	0.7 to 1.7V
t <sub>PLH</sub>	Propagation delay	PCLK to any Q PCLK to any Q	2.6 2.6		5.6 5.5	nS nS	
t <sub>PLZ</sub> , <sub>HZ</sub>	Output Disable Time				10	nS	
t <sub>PZL</sub> , <sub>LZ</sub>	Output Enable Time				10	nS	3
t <sub>sk(O)</sub>	Output-to-output Skew  Any output bank, sa  Any output, A	Within one bank ime output divider Any output divider	4		150 200 350	pS pS pS	
$t_{\text{sk}(PP)}$	Device-to-device Skew				3.0	nS	
t <sub>SK(P)</sub>	Output pulse skew <sup>5</sup>		A		200	pS	
$DC_Q$	Output Duty Cycle	÷1 or ÷2 output	45	50	55	%	DC <sub>REF</sub> = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	4	0.1		1.0	nS	0.6 to 1.8V

Note: 1 AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}$ .

Table 10. AC Characteristics (VCC = 3.3V ± 5%, VCCA = VCCB = VCCC = 2.5V ± 5% or 3.3V ± 5%, T<sub>A</sub> = -40 to +85°C)<sup>1.2</sup>

Symbol	Character	istics	Min	Тур	р	Max	Unit	Condition
$t_{\rm sk(O)}$	Output-to-output Skew Within one bank Any output bank, same output divider Any output, Any output divider					150 250 350	pS pS pS	
$t_{\text{sk}(PP)}$	Device-to-device Skew					2.5	nS	
$t_{PLH,HL}$	Propagation delay	PCLK to any Q		See 3	.3V ta	able		
t <sub>SK(P)</sub>	Output pulse skew <sup>3</sup>				2	250	pS	
$DC_Q$	Output Duty Cycle	÷1 or ÷2 output	45	50		55	%	DC <sub>REF</sub> = 50%

Note: 1 AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{\text{TT}}.$ 

<sup>2</sup> The ASM2I99456 is functional up to an input and output clock frequency of 350MHz and is characterized up to 250 MHz.

<sup>3</sup> V<sub>CMR</sub> (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (AC) specification.

<sup>4</sup> Violation of the 1.0nS maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.

<sup>5</sup> Output pulse skew is the absolute difference of the propagation delay times:  $\mid t_{PLH}$  -  $t_{PHL} \mid$ .

<sup>2</sup> For all other AC specifications, refer to 2.5V or 3.3V tables according to the supply voltage of the output bank.

<sup>3</sup> Output pulse skew is the absolute difference of the propagation delay times:  $|t_{PLH} - t_{PHL}|$ .

#### **Applications Information**

#### **Driving Transmission Lines**

The ASM2I99456 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $20\Omega$  the drivers can drive either parallel or series terminated transmission lines. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a  $50\Omega$  resistance to  $V_{\rm CC}\div2$ .

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the ASM2l99456 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 1. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the ASM2l99456 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 1. Single versus Dual Transmission Lines

The waveform plots in Figure 2. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the ASM2I99456 output buffer is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43pS exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the ASM2I99456. The output waveform in Figure 2. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The

parallel combination of the  $36\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{array}{l} V_L = V_S \; (\; Z_0 \div (R_S + R_0 + Z_0)) \\ Z_0 = 50 \Omega \; || \; 50 \Omega \\ R_S = 36 \Omega \; || \; 36 \Omega \\ R_0 = 14 \Omega \\ V_L = 3.0 \; (\; 25 \div (18 + 14 + 25)) \\ = 1.31 V \end{array}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0nS).




Figure 2. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 3. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 3. Optimized Dual Line Termination




Figure 4. PCLK ASM2I99456 AC Test Reference for VCC = 3.3V and VCC = 2.5V




Figure 5. Output Transition Time Test Reference





Figure 6. Propagation Delay (t<sub>PD</sub>) Test Reference



The time from the output controlled edge to the non-controlled edge, divided by the time output controlled edge, expressed as a percentage.

Figure 7. Output Duty Cycle (DC)





Figure 9. Output Transition Time Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 8. Output-to- Output Skew t<sub>SK(O)</sub>

# Power Consumption of the ASM2I99456 and Thermal Management

The ASM2I99456 AC specification is guaranteed for the entire operating frequency range up to 250MHz. The ASM2I99456 power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the ASM2I99456 die junction temperature and the associated device reliability.

Table 11. Die junction temperature and MTBF

Junction temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the ASM2I99456 needs to be controlled and the thermal impedance of the board/package should be optimized. The power dissipated in the ASM2I99456 is represented in equation 1.

Where  $I_{\text{CCQ}}$  is the static current consumption of the ASM2I99456,  $C_{\text{PD}}$  is the power dissipation capacitance per output,  $(M)\Sigma C_{\text{L}}$  represents the external capacitive output load, N is the number of active outputs (N is always 12 in case of the ASM2I99456). The ASM2I99456 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore,  $\Sigma C_{\text{L}}$  is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or thevenin termination,  $V_{\text{OL}},\,I_{\text{OL}},\,V_{\text{OH}}$  and  $I_{\text{OH}}$  are a function of the output termination technique and DC $_{\text{Q}}$  is the clock signal duty cycle. If transmission lines are used  $\Sigma\text{CL}$  is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature  $T_J$  as a function of the power consumption.

Where  $R_{thja}$  is the thermal impedance of the package (junction to ambient) and  $T_A$  is the ambient temperature. According to Table 11, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the ASM2I99456 in a series terminated transmission line system, equation 4.

$$\begin{split} P_{TOT} &= \left[ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left( N \cdot C_{PD} + \sum_{M} C_L \right) \right] \cdot V_{CC} \end{split}$$
 Equation 1 
$$P_{TOT} &= V_{CC} \cdot \left[ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left( N \cdot C_{PD} + \sum_{M} C_L \right) \right] + \sum_{P} \left[ DC_Q \cdot I_{OH} \cdot \left( V_{CC} - V_{OH} \right) + \left( 1 - DC_Q \right) \cdot I_{OL} \cdot V_{OL} \right] \\ & \qquad \qquad T_J = T_A + P_{TOT} \cdot R_{thja} \end{split}$$
 Equation 3 
$$f_{CLOCK,MAX} = \frac{1}{C_{PD} \cdot N \cdot V_{CC}^2} \cdot \left[ \frac{T_{J,MAX} - T_A}{R_{thja}} - \left( I_{CCQ} \cdot V_{CC} \right) \right] \end{split}$$
 Equation 4

June 2005 ASM2199456

#### rev 0.2

 $T_{\rm J}$ ,MAX should be selected according to the MTBF system requirements and Table 11.  $R_{\rm thja}$  can be derived from Table 12. The  $R_{\rm thja}$  represent data based on 1S2P boards, using 2S2P boards will result in a lower thermal impedance than indicated below.

Table 12. Thermal package impedance of the 32LQFP

Convection, LFPM	R <sub>thja</sub> (1P2S board), °C/W	R <sub>thja</sub> (2P2S board), °C/W
Still air	86	61
100 lfpm	76	56
200 lfpm	71	54
300 Ifpm	68	53
400 lfpm	66	52
500 lfpm	60	49


If the calculated maximum frequency is below 350 MHz, it becomes the upper clock speed limit for the given application conditions. The following eight derating charts describe the safe frequency operation range for the ASM2I99456. The charts were calculated for a maximum tolerable die junction temperature of 110°C (120°C), corresponding to an estimated MTBF of 9.1 years (4 years), a supply voltage of 3.3V and series terminated

(4 years), a supply voltage of 3.3V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection a decision on the maximum operating frequency can be made.

June 2005 ASM2I99456

rev 0.2 Package Information


## 32-lead LQFP Package



	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Max	
Α		0.0630		1.6	
A1	0.0020	0.0059	0.05	0.15	
A2	0.0531	0.0571	1.35	1.45	
D	0.3465	0.3622	8.8	9.2	
D1	0.2717	0.2795	6.9	7.1	
E	0.3465	0.3622	8.8	9.2	
E1	0.2717	0.2795	6.9	7.1	
L	0.0177	0.0295	0.45	0.75	
L1	0.03937 REF		1.00 REF		
Т	0.0035	0.0079	0.09	0.2	
T1	0.0038	0.0062	0.097	0.157	
b	0.0118	0.0177	0.30	0.45	
b1	0.0118	0.0157	0.30	0.40	
R0	0.0031	0.0079	0.08	0.20	
е	0.031 BASE		0.8 BASE		
а	0°	7°	0°	7°	

rev 0.2

### 32-lead TQFP Package




	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Max	
Α		0.0472		1.2	
A1	0.0020	0.0059	0.05	0.15	
A2	0.0374	0.0413	0.95	1.05	
D	0.3465	0.3622	8.8	9.2	
D1	0.2717	0.2795	6.9	7.1	
E	0.3465	0.3622	8.8	9.2	
E1	0.2717	0.2795	6.9	7.1	
L	0.0177	0.0295	0.45	0.75	
L1	0.03937 REF		1.00 REF		
Т	0.0035	0.0079	0.09	0.2	
T1	0.0038	0.0062	0.097	0.157	
b	0.0118	0.0177	0.30	0.45	
b1	0.0118	0.0157	0.30	0.40	
R0	0.0031	0.0079	0.08	0.2	
а	0°	7°	0°	7°	
е	0.031 BASE		0.8 BASE		

rev 0.2

#### **Ordering Information**

Part Number	Marking	Package Type	Operating Range
ASM2I99456-32-LT	ASM2I99456L	32-pin LQFP, Tray	Industrial
ASM2I99456-32-LR	ASM2I99456L	32-pin LQFP –Tape and Reel	Industrial
ASM2I99456G-32-LT	ASM2I99456GL	32-pin LQFP, Tray, Green	Industrial
ASM2I99456G-32-LR	ASM2I99456GL	32-pin LQFP –Tape and Reel, Green	Industrial
ASM2I99456-32-ET	ASM2I99456E	32-pin TQFP, Tray	Industrial
ASM2I99456-32-ER	ASM2I99456E	32-pin TQFP –Tape and Reel	Industrial
ASM2I99456G-32-ET	ASM2I99456GE	32-pin TQFP, Tray, Green	Industrial
ASM2I99456G-32-ER	ASM2I99456GE	32-pin TQFP –Tape and Reel, Green	Industrial

#### **Device Ordering Information**



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Part Number: ASM2I99456 Document Version: 0.2

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.